منتدى طلاب وطالبات الجامعة السعودية الإلكترونية

منتدى طلاب وطالبات الجامعة السعودية الإلكترونية (https://www.alseu.com/)
-   IT 110 (https://www.alseu.com/f74/)
-   -   Q 2 (https://www.alseu.com/t24971/)

Alhawy44 05-05-2017 02:41 PM

Q 2
 
1 مرفق
اسئلة الكويز

Question 1

Separate Fetch/Execute Units, Pipelining, Multiple, Parallel Execution Units, Scalar Processing, Superscalar Processing and Branch Instruction Processing are

a.
Supporting compilers

b.
Memory features

c.
CPU Features

d.
Operation System features
0.25 points Saved
Question 2

It’s a method for transferring data between main memory and a device that bypasses the CPU.

a.
Direct Memory Access Controllers
b.
Database

c.
CPU
d.
I/O Interfaces

0.25 points Saved
Question 3

Accesses program instructions and issues commands to the ALU, Moves data to and from CPU registers and other hardware components

a.
Control unit
b.
Arithmetic logic unit

c.
I/O interfaces

d.
Memory
0.25 points Saved
Question 4

The instruction set architecture determines the format of instructions (and therefore the assembly language). ______basic types with variations:

a.
4

b.
3

c.
2

d.
5
0.25 points Saved
Question 5

RISC has rapidly gained market share (ARM—Advanced RISC Machines) in portable devices due to simpler design requiring less power.

True
False
0.25 points Saved
Question 6

In fetch unit, several instructions are fetched in parallel and held in a buffer until decoded and executed, Instruction Pointer register holds instruction location of current being processed.

True
False
0.25 points Saved
Question 7

_____are necessary because of different formats required by the devices, incompatibilities in speed between the devices and the CPU make synchronization difficult.

a.
I/O Interfaces

b.
Register

c.
RAM
d.
Database
0.25 points Saved
Question 8

Status of CPU and currently executing program, Flags (one bit Boolean variable) to track condition like arithmetic carry and overflow, power failure, internal computer error


a.
Status Registers

b.
Memory Data Register

c.
Memory Address Register
d.
Instruction Register
0.25 points Saved
Question 9

In Operation of Memory, Each memory location has a unique address, Address from an instruction is copied to the MAR which finds the location in memory, CPU determines if it is a store or retrieval, Transfer takes place between the MDR and memory, MDR is a two-way register


True
False
0.25 points Saved
Question 10

Which one of the following is not a general characteristic of RISC?

a.
Compilers have more work to do

b.
Small number of instruction formats

c.
Access the data from secondary memory
d.
All instructions take one cycle

وحيدة قدرها 05-05-2017 03:59 PM

1/C
2/A
3/A
4/---
5/True
6/True
7/-----
8/A
9/ True
10/------

العسيري 05-05-2017 05:49 PM

السؤال الرابع
4-a
http://store6.up-00.com/2017-05/14939954906521.jpg

العسيري 05-05-2017 06:11 PM

1-c
2-a
3-a
4-a
5-T
6-T
7-a
8-a
9-T
10-b

Jazmien 05-05-2017 11:18 PM

الف شكر لكم

حكيم الشور 06-05-2017 04:59 PM

اقتباس:

المشاركة الأصلية كتبت بواسطة العسيري (المشاركة 149151)
1-c
2-a
3-a
4-a
5-T
6-T
7-a
8-a
9-T
10-b


شباب جواب العسيري صح كله ما عدا الفقره العاشرةـ الاخيرهـ,
not a genral characteristic of rics
الجواب/ access the data from secondery memory
الجواب: C

#وترى الأسئلة نفسها,بس الاجوبه تتبدل اماكنها,

يعطيكم الف عافية على الاجوبة

ahmed morsii 06-05-2017 05:58 PM

الله يعطيكم العافيه يا سباب ما قصرتو والله 28888


الساعة الآن 08:56 AM

Powered by vBulletin® Copyright ©2000 - 2024, Jelsoft Enterprises Ltd.
Search Engine Friendly URLs by vBSEO 3.6.1 TranZ By Almuhajir

Security team